Latency Performance of Chordal Ring Perfect Difference Network Topology for Network on Chip Architecture using NS-2
نویسندگان
چکیده
The emerging platform-based design paradigm poses enormous challenges to conceptualizing, implementing, verifying and programming today‟s complex System on Chip (SoC) design. Network-on-Chip (NoC) architecture provides a scalable, high performance and robust infrastructure for on-chip communication. Perfect Difference Network (PDN) based on the mathematical notion of Perfect Difference Set as an asymptotically optimal method for connecting IP cores with network diameter D=2 so that any IP core is reachable from any other IP core in one or maximum two hops. In this paper, we have proposed the Network on Chip architecture based on the mathematical notion of Perfect Difference Network (PDN), which is referred as Chordal Ring PDN topology for Network on Chip architecture. PDN based Network-on-Chip (NoC) architecture is currently viewed as a „revolutionary‟ approach as a solution for addressing the design challenges of future high performance nanoscale architecture to provide a scalable, modular and robust infrastructure. In this paper, we present the latency performance of Chordal Ring PDN topology for NoC architecture using simulating tool NS-2.
منابع مشابه
Cost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملApplication Mapping onto Network-on-Chip using Bypass Channel
Increasing the number of cores integrated on a chip and the problems of system on chips caused to emerge networks on chips. NoCs have features such as scalability and high performance. NoCs architecture provides communication infrastructure and in this way, the blocks were produced that their communication with each other made NoC. Due to increasing number of cores, the placement of the cores i...
متن کاملNetwork Parameters Performance Evaluation & Simulation for Noc Architecture
Network on Chip (NoC) architecture attempts to address different component level architectures with specific interconnection network topologies and routing techniques, some of the topologies are CLICHE, Folded Torus, BFT. Only one distance vector routing used for different topologies. The work has not done with one routing for (CLICHE, Folded Torus and BFT) topologies. In this project we propos...
متن کاملDesign of a Low-Latency Router Based on Virtual Output Queuing and Bypass Channels for Wireless Network-on-Chip
Wireless network-on-chip (WiNoC) is considered as a novel approach for designing future multi-core systems. In WiNoCs, wireless routers (WRs) utilize high-bandwidth wireless links to reduce the transmission delay between the long distance nodes. When the network traffic loads increase, a large number of packets will be sent into the wired and wireless links and can...
متن کاملDesign of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کامل